## AVR Instruction Set

This section describes all instructions for the 8 -bit AVR in detail. For a specific device please refer to the specific Instruction Set Summary in the hardware description.

Addressing modes are described in detail in the hardware description for each device.

## Instruction Set Nomenclature:

Status Register (SREG):
SREG: Status register
C: $\quad$ Carry flag in status register
Z: Zero flag in status register
N : $\quad$ Negative flag in status register
V : Twos complement overflow indicator
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests
H: Half Carry flag in the status register
T: $\quad$ Transfer bit used by BLD and BST instructions
I: Global interrupt enable/disable flag
Registers and operands:
Rd: Destination (and source) register in the register file
Rr: $\quad$ Source register in the register file
R: Result after instruction is executed
K: $\quad$ Constant literal or byte data ( 8 bit)
k : Constant address data for program counter
$\mathrm{b}: \quad$ Bit in the register file or I/O register (3 bit)
$\mathrm{s}: \quad \quad \quad \quad$ it in the status register (3 bit)
$\mathrm{X}, \mathrm{Y}, \mathrm{Z}: \quad$ Indirect address register ( $\mathrm{X}=\mathrm{R} 27: \mathrm{R} 26$,
$\mathrm{Y}=\mathrm{R} 29: \mathrm{R} 28$ and $\mathrm{Z}=\mathrm{R} 31: \mathrm{R} 30$ )
$\mathrm{P}: \quad \mathrm{I} / \mathrm{O}$ port address
$\mathrm{q}: \quad$ Displacement for direct addressing (6 bit)

## I/O Registers

RAMPX, RAMPY, RAMPZ: Registers concatenated with the $\mathrm{X}, \mathrm{Y}$ and Z registers enabling indirect addressing of the whole SRAM area on MCUs with more than 64 K bytes SRAM.

Stack:
STACK:Stack for return address and pushed registers SP: Stack Pointer to STACK

Opcode:
X: Don't care
Flags:
$\Leftrightarrow$ : Flag affected by instruction
0: $\quad$ Flag cleared by instruction
1: Flag set by instruction
-: Flag not affected by instruction

Conditional Branch Summary

| Test | Boolean | Mnemonic | Complementary | Boolean | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \bullet(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT* | $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE* | Signed |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | Signed |
| $\mathrm{Rd}=\mathrm{Rr}$ | Z = 1 | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | Z = 0 | BRNE | Signed |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE* | $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \bullet(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT* | Signed |
| $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | Signed |
| $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{C}+\mathrm{Z}=0$ | BRLO* | $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH* | Unsigned |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $C=0$ | BRSH/BRCC | $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | Unsigned |
| $\mathrm{Rd}=\mathrm{Rr}$ | $\mathrm{Z}=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | $Z=0$ | BRNE | Unsigned |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH* | $\mathrm{Rd}>\mathrm{Rr}$ | $C+Z=0$ | BRLO* | Unsigned |
| $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | $\mathrm{Rd} \geq \mathrm{Rr}$ | $\mathrm{C}=0$ | BRSH/BRCC | Unsigned |
| Carry | $C=1$ | BRCS | No carry | $\mathrm{C}=0$ | BRCC | Simple |
| Negative | $\mathrm{N}=1$ | BRMI | Positive | $\mathrm{N}=0$ | BRPL | Simple |
| Overflow | $\mathrm{V}=1$ | BRVS | No overflow | $V=0$ | BRVC | Simple |
| Zero | $\mathrm{Z}=1$ | BREQ | Not zero | $\mathrm{Z}=0$ | BRNE | Simple |

[^0]Complete Instruction Set Summary

| Mnemonics | Oberands | Descriotion 0 | veration | Flaas | \#Clock <br> Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd. Rr | Add without Carrv | $R d \leftarrow R d+R r$ | Z.C.N.V.H | 1 |
| ADC | Rd. Rr | Add with Carrv | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z.C.N.V.H | 1 |
| ADIW | Rd. K | Add Immediate to Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rd}+1: \mathrm{Rd}+\mathrm{K}$ | Z.C.N.V | 2 |
| SUB | Rd. Rr | Subtract without Carrv | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z.C.N.V.H | 1 |
| SUBI | Rd. K | Subtract Immediate | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z.C.N.V.H | 1 |
| SBC | Rd. Rr | Subtract with Carrv | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z.C.N.V.H | 1 |
| SBCI | Rd. K | Subtract Immediate with Carrv | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z.C.N.V.H | 1 |
| SBIW | Rd. K | Subtract Immediate from Word | Rd+1:Rd $\leftarrow$ Rd $+1: R d-K$ | Z.C.N.V | 2 |
| AND | Rd. Rr | Loaical AND | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z.N.V | 1 |
| ANDI | Rd. K | Loaical AND with Immediate | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z.N.V | 1 |
| OR | Rd. Rr | Loaical OR | $\mathrm{Rd} \leftarrow \mathrm{Rd} \vee \mathrm{Rr}$ | Z.N.V | 1 |
| ORI | Rd. K | Loaical OR with Immediate | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{~K}$ | Z.N.V | 1 |
| EOR | Rd. Rr | Exclusive OR | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z.N.V | 1 |
| COM | Rd | One's Comblement | $\mathrm{Rd} \leftarrow$ \$FF - Rd | Z.C.N.V | 1 |
| NEG | Rd | Two's Comblement | $\mathrm{Rd} \leftarrow$ \$00-Rd | Z.C.N.V.H | 1 |
| SBR | Rd.K | Set Bit(s) in Reaister | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{~K}$ | Z.N.V | 1 |
| CBR | Rd.K | Clear Bit(s) in Reaister | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ \mathrm{FFh}-\mathrm{K})$ | Z.N.V |  |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z.N.V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z.N.V | 1 |
| TST | Rd | Test for Zero or Minus | $R d \leftarrow R d \bullet R d$ | Z.N.V | 1 |
| CLR | Rd | Clear Reaister | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z.N.V | 1 |
| SER | Rd | Set Reaister | $\mathrm{Rd} \leftarrow$ \$ FF | None | 1 |
| MUL | Rd.Rr | Multiplv Unsianed | $\mathrm{R} 1, \mathrm{R} 0 \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | C | 2 V |

$\sqrt{ }$ ) Not available in base-line microcontrollers
(continued)

Complete Instruction Set Summary (continued)

| Mnemonics | Oberands | Describtion 0 | neration | Flaas | \#Clock <br> Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $P C \leftarrow Z$ | None | 2 |
| JMP | k | Jump | $P C \leftarrow k$ | None | 3 |
| RCALL | k | Relative Call Subroutine | $P C \leftarrow P C+k+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| CALL | k | Call Subroutine | $P C \leftarrow k$ | None | 4 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interruid Return | $\mathrm{PC} \leftarrow$ STACK | I | 4 |
| CPSE | Rd.Rr | Compare. Skip if Eaual | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $1 / 2$ |
| CP | Rd.Rr | Combare Rd-Rr |  | Z.C.N.V.H. | 1 |
| CPC | Rd.Rr | Compare with Carrv | Rd-Rr - C | Z.C.N.V.H | 1 |
| CPI | Rd.K | Compare with Immediate | Rd-K | Z.C.N.V.H | 1 |
| SBRC | Rr. b | Skio if Bit in Reaister Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $1 / 2$ |
| SBRS | Rr. b | Skip if Bit in Reaister Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2 |
| SBIC | P.b | Skip if Bit in I/O Reaister Cleared | $\mathrm{if}(\mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $2 / 3$ |
| SBIS | P. b | Skip if Bit in I/O Reaister Set | $\mathrm{If}(\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 2 / 3 |
| BRBS | s. k | Branch if Status Flaa Set | if (SREG(s) = 1) then PC $\leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRBC | s. k | Branch if Status Flaa Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Eaual | if $(Z=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRNE | k | Branch if Not Eaual | if $(Z=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCS | k | Branch if Carrv Set | if ( $C=1$ ) then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCC | k | Branch if Carrv Cleared | if ( $C=0$ ) then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Hiaher | if ( $C=0$ ) then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $C=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if ( $\mathrm{N}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if $(\mathrm{N}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Eaual. Sianed | if ( $\mathrm{N} \oplus \mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than. Sianed | if ( $\mathrm{N} \oplus \mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carrv Flaa Set | if ( $\mathrm{H}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carrv Flaa Cleared | if ( $\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flaa Set | if ( $\mathrm{T}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flaa Cleared | if ( $T=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flaa is Set | if ( $\mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flaa is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if ( $\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if ( $\mathrm{I}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |

Complete Instruction Set Summary (continued)

| Mnemonics | Oberands | Describtion 0 | veration | Flaas | \#Clock <br> Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd. Rr | Conv Reaister | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| LDI | Rd. K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LDS | Rd. k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 3 |
| LD | Rd. X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd. $\mathrm{X}_{+}$ | Load Indirect and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd. -X | Load Indirect and Pre-Decrement | $X \leftarrow X-1, R d \leftarrow(X)$ | None | 2 |
| LD | Rd. Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd. Y+ | Load Indirect and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd. -Y | Load Indirect and Pre-Decrement | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd. $\mathrm{Y}+\mathrm{a}$ | Load Indirect with Displacement | $R d \leftarrow(Y+q)$ | None | 2 |
| LD | Rd. Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd. ${ }_{+}+$ | Load Indirect and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd. -Z | Load Indirect and Pre-Decrement | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd. Z+a | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| STS | k. Rr | Store Direct to SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 3 |
| ST | X. Rr | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X+. Rr | Store Indirect and Post-Increment | $(X) \leftarrow \operatorname{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | -X. Rr | Store Indirect and Pre-Decrement | $X \leftarrow X-1,(X) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | Y. Rr | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y+. Rr | Store Indirect and Post-Increment | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | -Y. Rr | Store Indirect and Pre-Decrement | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | Y +a.Rr | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | Z. Rr | Store Indirect | $(Z) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | Z+. Rr | Store Indirect and Post-Increment | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z. Rr | Store Indirect and Pre-Decrement | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | Z+a.Rr | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None | 2 |
| LPM |  | Load Proaram Memorv | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| IN | Rd. P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | P. Rr | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Reaister on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pod Reaister from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |

(continued)

Preliminary

Complete Instruction Set Summary (continued)

| Mnemonics | Operands | Descriotion 0 | veration | Flas | \#Clock <br> Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| LSL | Rd | Loaical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0, \mathrm{C} \leftarrow \mathrm{Rd}(7)$ | Z.C.N.V.H | 1 |
| LSR | Rd | Loaical Shift Riaht | $\mathrm{Rd}(\mathrm{n}) \leftarrow \mathrm{Rd}(\mathrm{n}+1), \mathrm{Rd}(7) \leftarrow 0, \mathrm{C} \leftarrow \mathrm{Rd}(0)$ | Z.C.N.V | 1 |
| ROL | Rd | Rotate Left Throuah Carrv | $\mathrm{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \mathrm{Rd}(7)$ | Z.C.N.V.H | 1 |
| ROR | Rd | Rotate Riaht Throuah Carrv | $\mathrm{Rd}(7) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}) \leftarrow \mathrm{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \mathrm{Rd}(0)$ | Z.C.N.V | 1 |
| ASR | Rd | Arithmetic Shift Riaht | $R d(n) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z.C.N.V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3 . .0) \leftrightarrow \operatorname{Rd}(7 . .4)$ | None | 1 |
| BSET | S | Flaa Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flaa Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| SBI | P. b | Set Bit in I/O Reaister | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P. b | Clear Bit in I/O Reaister | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| BST | Rr. b | Bit Store from Reaister to T | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd. b | Bit load from T to Reaister | $\operatorname{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carrv | $\mathrm{C} \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carrv | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Neaative Flaa | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Neaative Flaa | $N \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flaa | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flaa | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $\mathrm{I} \leftarrow 1$ | I | 1 |
| CLI |  | Global Interrupt Disable | $\mathrm{I} \leftarrow 0$ | I | 1 |
| SES |  | Set Sianed Test Flaa | $\mathrm{S} \leftarrow 1$ | S | 1 |
| CLS |  | Clear Sianed Test Flaa | $\mathrm{S} \leftarrow 0$ | S | 1 |
| SEV |  | Set Two's Complement Overflow | $\mathrm{V} \leftarrow 1$ | V | 1 |
| CLV |  | Clear Two's Comblement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carrv Flaa in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carrv Flaa in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| NOP |  | No Operation | None 1 |  |  |
| SLEEP |  | Sleed | (see specific descr. for Sleed) | None | 1 |
| WDR |  | Watchdoa Reset | (see specific descr. for WDR) | None | 1 |

## ADC - Add with Carry

## Description:

Adds two registers and the contents of the C flag and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$
Syntax: Operands: Program Counter:
(i) $\mathrm{ADC} \mathrm{Rd}, \mathrm{Rr}$

$$
0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31
$$

$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 0001 | $11 r d$ | dddd |
| :--- | :--- | :--- |

## Status Register (SREG) Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \mathrm{Rd} 3 \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \overline{\mathrm{R} 3}+\overline{\mathrm{R} 3} \cdot \mathrm{Rd} 3$
Set if there was a carry from bit 3; cleared otherwise
S: $\quad N \oplus V$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \mathrm{Rr} 7 \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \overline{\mathrm{Rr} 7} \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 7 \cdot \operatorname{Rr} 7+\operatorname{Rr} 7 \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{R} 7} \cdot \operatorname{Rd} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

$$
\begin{array}{ll} 
& \text {; Add R1:R0 to R3:R2 } \\
\text { add } & \text { r2,r0 ; Add low byte } \\
\text { adc } & r 3, r 1 \text {; Add with carry high byte }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

ADD - Add without Carry

Description:
Adds two registers without the C flag and places the result in the destination register Rd .

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| ADD Rd,Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0000 | $11 r d$ | dddd |
| :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \mathrm{Rd} 3 \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \overline{\mathrm{R} 3}+\overline{\mathrm{R} 3} \cdot \mathrm{Rd} 3$
Set if there was a carry from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \operatorname{Rr} 7 \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \overline{\mathrm{Rr} 7} \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 7 \cdot \operatorname{Rr} 7+\operatorname{Rr} 7 \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{R} 7} \cdot \operatorname{Rd} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

$$
\begin{array}{lll}
\text { add } & r 1, r 2 & ; \text { Add } r 2 \text { to } r 1(r 1=r 1+r 2) \\
\text { add } & r 28, r 28 & ; \text { Add r28 to itself }(r 28=r 28+r 28)
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## ADIW - Add Immediate to Word

## Description:

Adds an immediate value ( $0-63$ ) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

## Operation:

(i) $\quad \mathrm{Rdh}: \mathrm{Rdl} \leftarrow \mathrm{Rdh}: \mathrm{Rdl}+\mathrm{K}$
Syntax: Operands: Program Counter:
(i) ADIW Rdl,K

$$
\mathrm{dl} \in\{24,26,28,30\}, 0 \leq \mathrm{K} \leq 63 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1
$$

16 bit Opcode:

| 1001 | 0110 | KKdd | KKKK |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad \overline{\operatorname{Rdh} 7} \cdot \mathrm{R} 15$
Set if two's complement overflow resulted from the operation; cleared otherwise.
N: R15
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.

C: $\quad \overline{\mathrm{R} 15} \cdot \mathrm{Rdh} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

## Example:

$$
\begin{array}{lll}
\text { adiw r24,1 } \\
\text { adiw r30,63 }
\end{array} \quad ; \quad ; \text { Add } 1 \text { to r25:r24 }
$$

Words: 1 (2 bytes)
Cycles: 2

AND - Logical AND

Description:
Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$
Syntax: Operands: Program Counter:

AND Rd,Rr
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 0010 | $00 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

$$
\begin{array}{lll}
\text { and } & r 2, r 3 & \text {; Bitwise and } r 2 \text { and r3, result in r2 } \\
\text { ldi } & r 16,1 & \text {; Set bitmask } 00000001 \text { in r16 } \\
\text { and } & r 2, r 16 & \text {; Isolate bit } 0 \text { in r2 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## ANDI - Logical AND with Immediate

## Description:

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

## Operation:

(i)
$\operatorname{Rd} \leftarrow \operatorname{Rd} \bullet K$
Syntax: Operands: Program Counter:
ANDI Rd,K
$16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 0111 | KKKK | dddd | KKKK |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

```
andi r17,$0F ; Clear upper nibble of r17
andi r18,$10 ; Isolate bit 4 in r18
andi r19,$AA ; Clear odd bits of r19
```

Words: 1 (2 bytes)
Cycles: 1

## ASR - Arithmetic Shift Right

## Description:

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides a twos complement value by two without changing its sign. The carry flag can be used to round the result.
(i)

## Operation:



| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| ASR Rd | $0 \leq \mathrm{d} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1001 | $010 d$ | dddd | 0101 |
| :---: | :---: | :---: | :---: |

$\mathrm{PC} \leftarrow \mathrm{PC}+1$

$$
1
$$

(i) ASR Rd
$0 \leq \mathrm{d} \leq 31$

## BCLR - Bit Clear in SREG

Description:
Clears a single flag in SREG.
Operation:
(i) $\quad \operatorname{SREG}(\mathrm{s}) \leftarrow 0$

Syntax: Operands: Program Counter:
(i) BCLR s
$0 \leq \mathrm{s} \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 1001 | 0100 | 1 sss | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

I: $\quad 0$ if $s=7$; Unchanged otherwise.
$\mathrm{T}: \quad 0$ if $\mathrm{s}=6$; Unchanged otherwise.
H: $\quad 0$ if $\mathrm{s}=5$; Unchanged otherwise.
S: $\quad 0$ if $s=4$; Unchanged otherwise.
V: $\quad 0$ if $s=3$; Unchanged otherwise.
$\mathrm{N}: \quad 0$ if $\mathrm{s}=2$; Unchanged otherwise.
Z: $\quad 0$ if $s=1$; Unchanged otherwise.
C: $\quad 0$ if $s=0$; Unchanged otherwise.
Example:

$$
\begin{array}{ll}
\text { bclr } 0 & \text {; Clear carry flag } \\
\text { bclr } 7 & \text {; Disable interrupts }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

BLD - Bit Load from the T Flag in SREG to a Bit in Register.

Description:
Copies the T flag in the SREG (status register) to bit b in register Rd .

> Operation:
(i) $\quad \operatorname{Rd}(b) \leftarrow T$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BLD Rd,b | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{b} \leq 7$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1111 | 100 d | dddd | Xbbbb |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

$$
\begin{array}{lll}
\text { bst } & \text { r1,2 } & \text {; Copy bit } \\
\text { bld } & \text { r0,4 } & \text { Store bit } 2 \text { of r1 in } T \text { flag } \\
\text { Load T flag into bit } 4 \text { of r0 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## BRBC - Branch if Bit in SREG is Cleared

## Description:

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form.

## Operation:

(i) If $\operatorname{SREG}(\mathrm{s})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BRBC s,k | $0 \leq s \leq 7,-64 \leq k \leq+63$ | $P C \leftarrow P C+k+1$ |
|  |  | $P C \leftarrow P C+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | ksss |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | cpi r20,5 | ; Compare r20 to the value 5 |
| :--- | :--- | :--- |
| brbc 1, noteq | ; Branch if zero flag cleared |  |
| noteq: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

BRBS - Branch if Bit in SREG is Set

Description:
Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is set. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form.

## Operation:

(i) If $\operatorname{SREG}(\mathrm{s})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BRBS $s, k$ | $0 \leq s \leq 7,-64 \leq k \leq+63$ | $P C \leftarrow P C+k+1$ |
|  |  | $P C \leftarrow P C+1$, if condition is false |

16 bit Opcode:

| 1111 | 00 kk | kkkk | ksss |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:


Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRCC - Branch if Carry Cleared

## Description:

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

## Operation:

(i) If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | PRCC k | $-64 \leq \mathrm{k} \leq+63$ |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | add r22,r23  <br> brcc nocarry <br> nocarry: nop | Add r23 to r22 <br> ; Branch if carry cleared |
| :--- | :--- | :--- |
|  |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

BRCS - Branch if Carry Set

Description:
Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

## Operation:

(i) If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{BRCS} \mathrm{k} \quad-64 \leq \mathrm{k} \leq+63$

$$
\begin{aligned}
& \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \\
& \mathrm{PC} \leftarrow \mathrm{PC}+1, \text { if condition is false }
\end{aligned}
$$

## 16 bit Opcode:

| 1111 | 00 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | cpi r26,\$56 | brcs carry |
| :--- | :--- | :--- |
| carry: | ; Branch if carry set |  |
|  | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BREQ - Branch if Equal

## Description:

Conditional relative branch. Tests the Zero flag ( Z ) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

## Operation:

(i) If $\operatorname{Rd}=\operatorname{Rr}(\mathrm{Z}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BREQ $k$ | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

## 16 bit Opcode:

| 1111 | 00 kk | kkkk | k 001 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | cp r1,r0 <br> breq equal  | ; Compare registers r1 and r0 <br>  <br>  <br> equal: Branch if registers equal |
| :--- | :--- | :--- |
|  | nop |  |
|  |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

BRGE - Branch if Greater or Equal (Signed)

## Description:

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if S is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr . This instruction branches relatively to PC in either direction (PC-64$\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

## Operation:

(i) If $\mathrm{Rd} \geq \operatorname{Rr}(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BRGE $k$ | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 100 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

## Example:

|  | cp r11,r12 <br> brge greateq ; Compare registers r11 and r12 <br> granch if r11 $>=$ r12 (signed)  |  |
| :--- | :--- | :--- |
| greateq: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRHC - Branch if Half Carry Flag is Cleared

## Description:

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is cleared. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 5,k).

## Operation:

(i) If $\mathrm{H}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | PRHC $k$ | $-64 \leq \mathrm{k} \leq+63$ |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 101 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

| brhc hclear | ; Branch if half carry flag cleared |
| :--- | :--- |
| hclear: nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

BRHS - Branch if Half Carry Flag is Set

Description:
Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is set. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 5,k).

## Operation:

(i) If $\mathrm{H}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | $-64 \leq \mathrm{k} \leq+63$ |  |
|  |  |  |
| 16 bit Opcode: |  | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |

Status Register (SREG) and Boolean Formulae:


Example:

|  | brhs hset | ; Branch if half carry flag set |
| :--- | :--- | :--- |
| hset: | nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRID - Branch if Global Interrupt is Disabled

## Description:

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 7,k).

## Operation:

(i) If $\mathrm{I}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | Program Counter: |  |
|  | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 111 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

| Example. brid intdis | ; Branch if interrupt disabled |
| :--- | :--- |
| intdis: | nop |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

BRIE - Branch if Global Interrupt is Enabled

## Description:

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is set. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 7,k).

## Operation:

(i) If $\mathrm{I}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) BRIE k
$-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16 bit Opcode:

| 1111 | $00 k k$ | kkkk | k111 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


## Example:

|  | brie inten | ; Branch if interrupt enabled |
| :--- | :--- | :--- |
| inten: | nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRLO - Branch if Lower (Unsigned)

## Description:

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64$\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

## Operation:

(i) If $\mathrm{Rd}<\mathrm{Rr}(\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) BRLO k
$-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16 bit Opcode:

| 1111 | $00 k k$ | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:


Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRLT - Branch if Less Than (Signed)

## Description:

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if S is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was less than the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 4,k).

## Operation:

(i) If $\mathrm{Rd}<\operatorname{Rr}(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) BRLT k
$-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16 bit Opcode:

| 1111 | 00 kk | kkkk | k 100 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

## Example:

|  | cp | rl6,r1 | ; Compare r16 to r1 |
| :--- | :--- | :--- | :--- | :--- |
|  | brlt less | ; Branch if r16 rl (signed) |  |
| less: | nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRMI - Branch if Minus

## Description:

Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is set. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 2,k).

## Operation:

(i) If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | Program Counter: |  |
|  | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 00 kk | kkkk | k 010 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | subi r18,4  <br> brmi negative <br> negative: nop | ; Branch if result negative |
| :--- | :--- | :--- |
| nop |  |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRNE - Branch if Not Equal

## Description:

Conditional relative branch. Tests the Zero flag $(Z)$ and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr . This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

## Operation:

(i) If $\mathrm{Rd} \neq \mathrm{Rr}(\mathrm{Z}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BRNE $k$ | $-64 \leq k \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 001 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Example:

|  | eor | r27,r27 |  | Clear r27 |
| :---: | :---: | :---: | :---: | :---: |
| loop: | inc | r27 | ; | Increase r27 |
|  | cpi | r27,5 |  | Compare r27 to 5 |
|  | brne | loop |  | Branch if r27<>5 |
|  | nop |  |  | Loop exit (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false 2 if condition is true

## BRPL - Branch if Plus

## Description:

Conditional relative branch. Tests the Negative flag ( N ) and branches relatively to PC if N is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 2,k).

## Operation:

(i) If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | Program Counter: |  |
|  | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 010 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

|  | subi r26,\$50  <br> brpl positive ; Subtract $\$ 50$ from r26 <br> positive: nop |  |
| :--- | :--- | :--- |
| nonch if r26 positive |  |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRSH - Branch if Same or Higher (Unsigned)

## Description:

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB or SUBI the branch will occur if and only if the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr . This instruction branches relatively to PC in either direction (PC-64$\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC $0, \mathrm{k}$ ).

## Operation:

(i) If $\operatorname{Rd} \geq \operatorname{Rr}(\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BRSH k | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I} \mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

Example:

|  | subi r19,4  <br> brsh highsm ; Subtract 4 from r19 <br> highsm: Branch if r19 $>=4$ (unsigned)  <br> nop  | ; Branch destination (do nothing) |
| :--- | :--- | :--- |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRTC - Branch if the T Flag is Cleared

## Description:

Conditional relative branch. Tests the T flag and branches relatively to PC if T is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 6,k).

## Operation:

(i) If $\mathrm{T}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BRTC k | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 110 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

|  | bst r3,5 <br> brtc tclear  | ; Store bit 5 of r3 in $T$ flag |
| :--- | :--- | :--- |
| tclear: Branch if this bit was cleared |  |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRTS - Branch if the T Flag is Set

## Description:

Conditional relative branch. Tests the T flag and branches relatively to PC if T is set. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 6,k).

## Operation:

(i) If $\mathrm{T}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | Program Counter: |  |
|  | $-64 \leq \mathrm{k} \leq+63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false |

16 bit Opcode:

| 1111 | 00 kk | kkkk | k 110 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | bst r3,5 <br> brts tset  | ; Store bit 5 of r3 in $T$ flag |
| :--- | :--- | :--- |
| tset: Branch if this bit was set |  |  |$\quad$|  | nop |
| :--- | :--- |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRVC - Branch if Overflow Cleared

## Description:

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is cleared. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-64 \leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 3,k).

## Operation:

(i) If $\mathrm{V}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | PRVC $k$ | $-64 \leq \mathrm{k} \leq+63$ |

16 bit Opcode:

| 1111 | 01 kk | kkkk | k 011 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

|  | add <br> brvc $3, r 4$ <br> noover | ; Add r4 to r3 <br> noover: Branch if no overflow |
| :--- | :--- | :--- |
| mop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

BRVS - Branch if Overflow Set

## Description:

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is set. This instruction branches relatively to PC in either direction (PC-64 $\leq$ destination $\leq \mathrm{PC}+63$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 3,k).

## Operation:

(i) If $\mathrm{V}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | $-64 \leq \mathrm{k} \leq+63$ |  |
|  |  |  |
| 16 bit Opcode: |  | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |

Status Register (SREG) and Boolean Formulae:


Example:

|  | add r3,r4 <br> brvs overfl | Add r4 to r3 <br> ( Branch if overflow |
| :--- | :--- | :--- |
| overfl: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BSET - Bit Set in SREG

Description:
Sets a single flag or bit in SREG.
Operation:
(i) $\quad \operatorname{SREG}(\mathrm{s}) \leftarrow 1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| BSET s | $0 \leq \mathrm{s} \leq 7$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1001 | 0100 | 0 0ss | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

I: $\quad 1$ if $s=7$; Unchanged otherwise.
$\mathrm{T}: \quad 1$ if $\mathrm{s}=6$; Unchanged otherwise.
$\mathrm{H}: \quad 1$ if $\mathrm{s}=5$; Unchanged otherwise.
S: $\quad 1$ if $s=4$; Unchanged otherwise.
V: $\quad 1$ if $s=3$; Unchanged otherwise.
$\mathrm{N}: \quad 1$ if $\mathrm{s}=2$; Unchanged otherwise.
Z: $\quad 1$ if $s=1$; Unchanged otherwise.
C: $\quad 1$ if $s=0$; Unchanged otherwise.
Example:

```
bset 6 ; Set T flag
bset 7 ; Enable interrupt
```

Words: 1 (2 bytes)
Cycles: 1

BST - Bit Store from Bit in Register to T Flag in SREG

Description:
Stores bit b from Rd to the T flag in SREG (status register).
Operation:
(i) $\quad \mathrm{T} \leftarrow \mathrm{Rd}(\mathrm{b})$
Syntax: Operands: Program Counter:
(i) BST Rd,b
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{b} \leq 7 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1111 | $101 d$ | dddd | Xb.b. |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

$\mathrm{T}: \quad 0$ if bit b in Rd is cleared. Set to 1 otherwise.

Example:

$$
\begin{array}{lll} 
& \text {; Copy bit } \\
\text { bst } & \text { r1,2 } & \text {; Store bit } 2 \text { of r1 in } T \text { flag } \\
\text { bld } & \text { r0,4 } & \text {; Load T into bit } 4 \text { of r0 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## CALL - Long Call to a Subroutine

## Description:

Calls to a subroutine within the entire program memory. The return address (to the instruction after the CALL) will be stored onto the stack. (See also RCALL).

## Operation:

| (i) | $\mathrm{PC} \leftarrow \mathrm{k}$ | Devices with 16 bits PC, 128 K bytes program memory maximum. Devices with 22 bits PC, 8M bytes program memory maximum. |  |  |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | $\mathrm{PC} \leftarrow \mathrm{k}$ |  |  |  |
| (i) | Syntax: | Operands: | Program Counter: | Stack |
|  | CALL k | $0 \leq \mathrm{k} \leq 64 \mathrm{~K}$ | $\mathrm{PC} \leftarrow \mathrm{k}$ | $\mathrm{STACK} \leftarrow \mathrm{PC}+2$ |
|  |  |  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(2$ bytes, 16 bits) |
| (ii) | CALL k | $0 \leq \mathrm{k} \leq 4 \mathrm{M}$ | $\mathrm{PC} \leftarrow \mathrm{k}$ | STACK $\leftarrow \mathrm{PC}+2$ |
|  |  |  |  | SP $\leftarrow$ SP-3 (3 bytes, 22 bits) |

## 32 bit Opcode:

| 1001 <br> kkkk | 010 k <br> kkkk | kkkk <br> kkkk | 111 k <br> kkkk |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |


| Example: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | mov | r16,r0 | ; | Copy r0 to r16 |
|  | call | check | ; | Call subroutine |
|  | nop |  | ; | Continue (do nothing) |
| check: | cpi | r16,\$42 | ; | Check if rl6 has a special value |
|  | breq | error | ; | Branch if equal |
|  | ret |  | ; | Return from subroutine |
| error: | rjmp | error | ; | Infinite loop |

Words: 2 (4 bytes)
Cycles: 4

CBI - Clear Bit in I/O Register

Description:
Clears a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers - addresses 0-31.
tion
(i) $\quad \mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$
(i) CBI Pb

Operands:
Program Counter:
CBI P,b
$0 \leq \mathrm{P} \leq 31,0 \leq \mathrm{b} \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1001 | 1000 | pppp | pbbb. |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

```
cbi $12,7
; Clear bit 7 in Port D
```

Words: 1 (2 bytes)
Cycles: 2

## CBR - Clear Bits in Register

## Description:

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K. The result will be placed in register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ F F-K)$
Syntax: Operands: Program Counter:
(i) $\quad$ CBR Rd, $\quad 16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode: See ANDI with K complemented.
Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

$S: \quad N \oplus V$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

$$
\begin{array}{lll}
\text { cbr r16,\$F0 } & \text { r Clear upper nibble of r16 } \\
\text { cbr } & \text { r } 18,1 & \text {; Clear bit } 0 \text { in rl8 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

CLC - Clear Carry Flag

Description:
Clears the Carry flag (C) in SREG (status register).
Operation:
(i)

$$
\mathrm{C} \leftarrow 0
$$

(i)

| Syntax: |
| :--- |
| CLC |


| Operands: |
| :--- |
| None |


| 16 bit Opcode: |  |  |  |
| :--- | :--- | :--- | :--- |
| 1001 | 0100 | 1000 | 1000 |

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

Status Register (SREG) and Boolean Formulae:

$\mathrm{C}: \quad 0$
Carry flag cleared
Example:

$$
\begin{array}{ll}
\text { add r0,r0 } & \text {; Add r0 to itself } \\
\text { clc } & \text {; Clear carry flag }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## CLH - Clear Half Carry Flag

Description:
Clears the Half Carry flag (H) in SREG (status register).

| Operation: |  |  |
| :--- | :--- | :--- |
| (i) | $\mathrm{H} \leftarrow 0$ |  |
|  | Syntax: | Operands: |
| (i) | None | Program Counter: |
|  |  |  |
|  | 16 bit Opcode: |  |
| 1001 | 0100 | 1101 |

Status Register (SREG) and Boolean Formulae:


H: $\quad 0$
Half Carry flag cleared
Example:
clh ; Clear the Half Carry flag

Words: 1 (2 bytes)
Cycles: 1

CLI - Clear Global Interrupt Flag

Description:
Clears the Global Interrupt flag (I) in SREG (status register).
(i)

Operation:
$\mathrm{I} \leftarrow 0$
(i)

| Syntax: | Operands: |
| :--- | :--- |
| CLI | None |

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 1001 | 0100 | 1111 | 1000 |
| :---: | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


I: $\quad 0$
Global Interrupt flag cleared
Example:

$$
\begin{array}{ll}
\text { cli } & \\
\text { in } & \text {; Disable interrupts } \\
\text { sei } & \text {; Read port B } \\
\text {; Enable interrupts }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## CLN - Clear Negative Flag

Description:
Clears the Negative flag (N) in SREG (status register).

| Operation: |  |  |
| :--- | :--- | :--- |
| (i) | $\mathrm{N} \leftarrow 0$ |  |
|  | Syntax: | Operands: |
| (i) | None | Program Counter: |
| 16 bit Opcode: |  |  |
| 1001 | 0100 | 1010 |
|  |  |  |

Status Register (SREG) and Boolean Formulae:

$\mathrm{N}: \quad 0$
Negative flag cleared
Example:

$$
\begin{array}{ll}
\text { add } & r 2, r 3 \\
\text { cln } &
\end{array} \quad \begin{aligned}
& \text { Add r3 to r2 } \\
& \text {; Clear negative flag }
\end{aligned}
$$

Words: 1 (2 bytes)
Cycles: 1

## CLR - Clear Register

Description:
Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$
(i)

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| CLR Rd | $0 \leq d \leq 31$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

16 bit Opcode: (see EOR Rd,Rd)

| 0010 | $01 d d$ | dddd | dddd |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | - |

S: $\quad 0$
Cleared

V: $\quad 0$
Cleared
$\mathrm{N}: \quad 0$
Cleared

Z: 1
Set
$R$ (Result) equals Rd after the operation.
Example:

|  | clr | r18 | ; clear r18 |
| :--- | :--- | :--- | :--- |
| inc | r18 | ; increase r18 |  |
| $\cdots$ | cpi | r18,\$50 | ; Compare r18 to $\$ 50$ |
|  | brne loop |  |  |

Words: 1 (2 bytes)
Cycles: 1

## CLS - Clear Signed Flag

Description:
Clears the Signed flag (S) in SREG (status register).
(i) $\quad \mathrm{S} \leftarrow 0$
(i)

| Syntax: <br> CLS |  | Operands: <br> None |  | Program Counter: $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| :---: | :---: | :---: | :---: | :---: |
| 16 bit Opcode: |  |  |  |  |
| 1001 | 0100 | 1100 | 1000 |  |

Status Register (SREG) and Boolean Formulae:


S: $\quad 0$
Signed flag cleared
Example:

$$
\begin{array}{ll}
\text { add } \quad \text { 2, r3 } & \text {; Add r3 to r2 } \\
\text { cls } & \text {; Clear signed flag }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## CLT - Clear T Flag

Description:
Clears the T flag in SREG (status register).

> Operation:
(i) $\quad \mathrm{T} \leftarrow 0$
yntax

Operands:
None

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1001 | 0100 | 1110 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


T: $\quad 0$
T flag cleared
Example:
clt ; Clear T flag

Words: 1 (2 bytes)
Cycles: 1

## CLV - Clear Overflow Flag

Description:
Clears the Overflow flag (V) in SREG (status register).
Operation:
(i)

$$
\mathrm{V} \leftarrow 0
$$

(i)

| Syntax: <br> CLV |  | Operands: |  | Program Counter:$\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | None |  |  |
| 16 bit Opcode: |  |  |  |  |
| 1001 | 0100 | 1011 | 1000 |  |

Status Register (SREG) and Boolean Formulae:


V: $\quad 0$
Overflow flag cleared
Example:

$$
\begin{array}{ll}
\text { add } & r 2, r 3 \\
\text { clv } &
\end{array} \quad \begin{aligned}
& \text { Add r3 to r2 } \\
& \text {; Clear overflow flag }
\end{aligned}
$$

Words: 1 (2 bytes)
Cycles: 1

CLZ - Clear Zero Flag

Description:
Clears the Zero flag (Z) in SREG (status register).

> Operation:
(i) $\quad \mathrm{Z} \leftarrow 0$
yntax

Operands:
None

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1001 | 0100 | 1001 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Z: $\quad 0$
Zero flag cleared

Example:

$$
\begin{array}{lll}
\text { add } & r 2, r 3 & \text {; Add r3 to r2 } \\
\text { clz } & \text {; Clear zero }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## COM - One's Complement

Description:
This instruction performs a one's complement of register Rd

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \$ F F-\mathrm{Rd}$

Syntax:

## Operands:

Program Counter:
COM Rd
$0 \leq \mathrm{d} \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 1001 | $010 d$ | dddd | 000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
V: $\quad 0$
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$\mathrm{C}: \quad 1$
Set.
$R$ (Result) equals $R d$ after the operation.
Example:

|  | com r4 <br> breq zero | ; Take one's complement of r4 <br> zero:$\quad$nranch if zero |
| :--- | :--- | :--- |
|  | nop |  |
|  |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## CP - Compare

## Description:

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{Rr}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| CP Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

## 16 bit Opcode:

| 0001 | $01 r d$ | dddd | rrrr |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
$S: \quad N \oplus V$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{Rr} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \mathrm{Rr} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\operatorname{Rd} 7} \cdot \operatorname{Rr} 7+\operatorname{Rr} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) after the operation.

## Example:

|  | cp r4,r19 | brne noteq |
| :--- | :--- | :--- |
| noteq: | nop |  |
|  | nopare r4 with r19 |  |
| nop if r4 $<>$ r19 |  |  |

Words: 1 (2 bytes)
Cycles: 1

## CPC - Compare with Carry

## Description:

This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| CPC Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

## 16 bit Opcode:

| 0000 | $01 r d$ | dddd | rrrr |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C}$ |  |  |  |  |  |  |  |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{Rr} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \mathrm{Rr} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
C: $\quad \overline{\operatorname{Rd} 7} \cdot \operatorname{Rr} 7+\operatorname{Rr} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) after the operation.
Example:

```
; Compare r3:r2 with r1:r0
```

    cp r2,r0 ; Compare low byte
    cpc r3,r1 ; Compare high byte
    brne noteq ; Branch if not equal
    noteq: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)
Cycles: 1

CPI - Compare with Immediate

## Description:

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{K}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| CPI Rd,K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | PC $\leftarrow \mathrm{PC}+1$ |

## 16 bit Opcode:

| 0011 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
$S: \quad N \oplus V$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{~K} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \mathrm{~K} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$\mathrm{C}: \quad \overline{\mathrm{Rd} 7} \cdot \mathrm{~K} 7+\mathrm{K} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of K is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) after the operation.

## Example:

error: nop ; Branch destination (do nothing)
Words: 1 (2 bytes)
Cycles: 1

## CPSE - Compare Skip if Equal

## Description:

This instruction performs a compare between two registers Rd and Rr , and skips the next instruction if $\mathrm{Rd}=\mathrm{Rr}$.
Operation:
(i) If $\mathrm{Rd}=\mathrm{Rr}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) $\quad \mathrm{CPSERd}, \mathrm{Rr} \quad 0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction
16 bit Opcode:

| 0001 | $00 r d$ | dddd |
| :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\mathbf{C}$ |  |

Example:

$$
\begin{array}{lll}
\text { inc } & \text { r4 } & \text {; Increase r4 } \\
\text { cpse } & \text { r4,r0 } & \text {; Compare r4 to r0 } \\
\text { neg } & \text { r4 } & \text {; Only executed if r4<>r0 } \\
\text { nop } & & \text {; Continue (do nothing) }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

DEC - Decrement

## Description:

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.
The C flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-1$
Syntax: Operands: Program Counter:
(i) DEC Rd
$0 \leq \mathrm{d} \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1001 | $010 d$ | dddd |
| :--- | :--- | :--- |

## Status Register and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \overline{\mathrm{R} 7} \cdot \mathrm{R} 6 \cdot \mathrm{R} 5 \cdot \mathrm{R} 4 \cdot \mathrm{R} 3 \cdot \mathrm{R} 2 \cdot \mathrm{R} 1 \cdot \mathrm{R} 0$
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was $\$ 80$ before the operation.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

| loop: | ldi | r17, \$10 | Load constant in r17 |
| :---: | :---: | :---: | :---: |
|  | add | r1,r2 | Add r2 to r1 |
|  | dec | r17 | Decrement r17 |
|  | brne | loop | Branch if r17<>0 |
|  | nop |  | Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## EOR - Exclusive OR

Description:
Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| EOR Rd, Rr | $0 \leq d \leq 31,0 \leq r \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0010 | $01 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:


$S: \quad N \oplus V$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

```
eor r4,r4 ; Clear r4
eor r0,r22 ; Bitwise exclusive or between r0 and r22
```

Words: 1 (2 bytes)
Cycles: 1

ICALL - Indirect Call to Subroutine

## Description:

Indirect call of a subroutine pointed to by the Z ( 16 bits) pointer register in the register file. The Z pointer register is 16 bits wide and allows call to a subroutine within the current 64 K words ( 128 K bytes) section in the program memory space.

## Operation:

(i) $\quad \mathrm{PC}(15-0) \leftarrow \mathrm{Z}(15-0) \quad$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~K}$ bytes program memory maximum.
(ii) $\quad \mathrm{PC}(15-0) \leftarrow \mathrm{Z}(15-0) \quad$ Devices with 22 bits PC, 8 M bytes program memory maximum.
$\mathrm{PC}(21-16)$ is unchanged

Syntax:
ICALL

ICALL
None

Program Counter:
See Operation

See Operation
$\mathrm{STACK} \leftarrow \mathrm{PC}+1$
SP $\leftarrow$ SP-3 (3 bytes, 22 bits)

## Stack

STACK $\leftarrow \mathrm{PC}+1$
SP $\leftarrow$ SP-2 ( 2 bytes, 16 bits)

16 bit Opcode:

| 1001 | 0101 | XXXX | 1001 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

$$
\begin{array}{ll}
\operatorname{mov} & r 30, r 0 \\
\text { icall } & \text {; Set offset to call table } \\
\text {; Call routine pointed to by r31:r30 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 3

## IJMP - Indirect Jump

## Description:

Indirect jump to the address pointed to by the Z ( 16 bits) pointer register in the register file. The Z pointer register is 16 bits wide and allows jump within the current 64 K words ( 128 K bytes) section of program memory.

## Operation:

| (i) | $\mathrm{PC} \leftarrow \mathrm{Z}(15-0)$ | Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~K}$ bytes program memory maximum. |
| ---: | :--- | :--- |
| (ii) | $\mathrm{PC}(15-0) \leftarrow \mathrm{Z}(15-0)$ | Devices with 22 bits $\mathrm{PC}, 8 \mathrm{M}$ bytes program memory maximum. |
|  | $\mathrm{PC}(21-16)$ is unchanged |  |


|  | Syntax: | Operands: | Program Counter: | Stack |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | IJMP | None | See Operation | Not Affected |
| (iii) | IJMP | None | See Operation | Not Affected |

16 bit Opcode:

| 1001 | 0100 | XXXX | 1001 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


## Example:

$$
\begin{array}{ll}
\text { mov } \\
\text { ijmp } & \text {; Set offset to jump table } \\
\text { ij0 } & \text {; Jump to routine pointed to by r31:r30 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 2

IN - Load an I/O Port to Register

Description:
Loads data from the I/O Space (Ports, Timers, Configuration registers etc.) into register Rd in the register file.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{P}$

Syntax: Operands: Program Counter:
(i) IN Rd,P
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{P} \leq 63$

$$
\mathrm{PC} \leftarrow \mathrm{PC}+1
$$

16 bit Opcode:

| 1011 | 0PPd | dddd |
| :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | in | r25,\$16 | ; Read Port B |
| :--- | :--- | :--- | :--- |
|  | cpi | r25,4 |  |
| breq exit | ; Compare read value to constant |  |  |
| exit: | nop |  | Branch if r25=4 |

Words: 1 (2 bytes)
Cycles: 1

## INC - Increment

## Description:

Adds one -1- to the contents of register Rd and places the result in the destination register Rd .
The C flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+1$

Syntax:
Operands:
Program Counter:
(i) $\quad \mathrm{INC} \mathrm{Rd}$
$0 \leq \mathrm{d} \leq 31$

$$
\mathrm{PC} \leftarrow \mathrm{PC}+1
$$

16 bit Opcode:

| 1001 | $010 d$ | dddd | 0011 |
| :--- | :--- | :--- | :--- |

Status Register and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \mathrm{R} 7 \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was $\$ 7 \mathrm{~F}$ before the operation.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

|  | clr | r22 | ; | clear r22 |
| :---: | :---: | :---: | :---: | :---: |
| loop: | inc | r22 | ; | increment r22 |
|  | cpi | r22, \$4F | ; | Compare r22 to \$4f |
|  | brne | loop |  | Branch if not equal |
|  | nop |  |  | Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

JMP - Jump

Description:
Jump to an address within the entire 4M (words) program memory. See also RJMP.

> Operation:
(i) $\quad \mathrm{PC} \leftarrow \mathrm{k}$

32 bit Opcode:

| 1001 | $010 k$ <br> kkkk | kkkk <br> kkkk | $110 k$ <br> kkkk |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | mov rl,r0  <br> jmp farplc | ; Copy r0 to r1 |
| :--- | :--- | :--- |
|  | ; Unconditional jump |  |
| farplc: | nop |  |

Words: 2 (4 bytes)
Cycles: 3

## LD - Load Indirect from SRAM to Register using Index X

## Description:

Loads one byte indirect from SRAM to register. The SRAM location is pointed to by the X ( 16 bits) pointer register in the register file. Memory access is limited to the current SRAM page of 64 K bytes. To access another SRAM page the RAMPX in register in the I/O area has to be changed.

The $X$ pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the X pointer register.

## Using the $X$ pointer:

|  | Operation: |  | Comment: |
| :--- | :--- | :--- | :--- |
| (i) | $\mathrm{Rd} \leftarrow(\mathrm{X})$ |  | $\mathrm{X}:$ Unchanged |
| (ii) | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | $\mathrm{X} \leftarrow \mathrm{X}+1$ | $\mathrm{X}:$ Post incremented |
| (iii) | $\mathrm{X} \leftarrow \mathrm{X}-1$ | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | $\mathrm{X}:$ Pre decremented |
|  |  |  |  |
|  | Syntax: |  | Operands: |
| (i) | LD Rd, X |  | $0 \leq \mathrm{d} \leq 31$ |
| (ii) | LD Rd, $\mathrm{X}+$ |  | $0 \leq \mathrm{d} \leq 31$ |
| (iii) | LD Rd, -X |  | $0 \leq \mathrm{d} \leq 31$ |

## 16 bit Opcode :

(i)
(ii)
(iii)

| 1001 | $000 d$ | dddd | 1100 |
| :---: | :---: | :---: | :---: |
| 1001 | $000 d$ | dddd | 1101 |
| 1001 | $000 d$ | dddd | 1110 |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{aligned}
& \text { clr r27 ; Clear X high byte } \\
& \text { ldi } \quad \text { 26,\$20 ; Set X low byte to } \$ 20 \\
& \text { ld r0,X+ ; Load r0 with SRAM loc. } \$ 20 \text { ( } \mathrm{X} \text { post inc) } \\
& \text { ld r1, X ; Load r1 with SRAM loc. \$21 } \\
& \text { ldi } \quad \text { 26,\$23 ; Set X low byte to \$23 } \\
& \text { ld r2,X ; Load r2 with SRAM loc. \$23 } \\
& \text { ld r3,-X ; Load r3 with SRAM loc. \$22 (X pre dec) }
\end{aligned}
$$

Words: 1 (2 bytes)
Cycles: 2

## LD (LDD) - Load Indirect from SRAM to Register using Index Y

## Description:

Loads one byte indirect with or without displacement from SRAM to register. The SRAM location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current SRAM page of 64 K bytes. To access another SRAM page the RAMPY register in the I/O area has to be changed.

The Y pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y pointer register.

## Using the $Y$ pointer:

## Operation: <br> Comment:

(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y})$
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y}) \quad \mathrm{Y} \leftarrow \mathrm{Y}+1$
(iii) $\quad \mathrm{Y} \leftarrow \mathrm{Y}-1 \quad \mathrm{Rd} \leftarrow(\mathrm{Y})$
(iiii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$
Syntax: Operands:
(i) LD Rd, Y
(ii) LD Rd, Y+
(iii) LD Rd,-Y
(iiii) LDD Rd, Y+q

Y: Unchanged
Y: Post incremented
Y: Pre decremented
Y: Unchanged, q: Displacement
Program Counter:
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{q} \leq 63$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode :
(i)
(ii)
(iii)
(iiii)

| 1000 | 000 d | dddd | 1000 |
| :---: | :---: | :---: | :---: |
| 1001 | 000 d | dddd | 1001 |
| 1001 | 000 d | dddd | 1010 |
| $10 q 0$ | qq0d | dddd | 1 qqq |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{C}$ |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - |

Example:


Words: 1 (2 bytes)
Cycles: 2

## LD (LDD) - Load Indirect From SRAM to Register using Index Z

## Description:

Loads one byte indirectly with or without displacement from SRAM to register. The SRAM location is pointed to by the Z (16 bits) pointer register in the register file. Memory access is limited to the current SRAM page of 64 K bytes. To access another SRAM page the RAMPZ register in the I/O area has to be changed.

The $Z$ pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for stack pointer usage of the Z pointer register, however because the Z pointer register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y pointer as a dedicated stack pointer.

For using the Z pointer for table lookup in program memory see the LPM instruction.

## Using the $\mathbf{Z}$ pointer:

|  | Operation: |  |
| :--- | :--- | :--- |
| (i) | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ |  |
| (ii) | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | $\mathrm{Z} \leftarrow \mathrm{Z}+1$ |
| (iii) | $\mathrm{Z} \leftarrow \mathrm{Z}-1$ | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ |
| (iiii) | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ |  |

## Comment:

Z: Unchanged
Z: Post increment
Z: Pre decrement
Z: Unchanged, q: Displacement

Syntax:
(i) LD Rd, Z
(ii) LD Rd, Z+
(iii) LD Rd,-Z
(iiii) LDD Rd, Z+q

## Operands:

Program Counter:
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{q} \leq 63$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode :
(i)
(ii)
(iii)
(iiii)

| 1000 | $000 d$ | dddd | 0000 |
| :---: | :---: | :---: | :---: |
| 1001 | 000 d | dddd | 0001 |
| 1001 | 000 d | dddd | 0010 |
| $10 q 0$ | qq0d | dddd | 0 qqq |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{aligned}
& \text { Clr r31 ; Clear Z high byte } \\
& \text { ldi r30,\$20 ; Set Z low byte to } \$ 20 \\
& \text { ld r0,Z+ ; Load r0 with SRAM loc. } \$ 20(Z \text { post inc) } \\
& \text { ld r1,z ; Load r1 with SRAM loc. \$21 } \\
& \text { ldi r30,\$23 ; Set Z low byte to \$23 } \\
& \text { ld r2,z ; Load r2 with SRAM loc. \$23 } \\
& \text { ld r3,-z ; Load r3 with SRAM loc. \$22 (z pre dec) } \\
& \text { ldd r4, Z+2 ; Load r4 with SRAM loc. \$24 }
\end{aligned}
$$

Words: 1 (2 bytes)
Cycles: 2

LDI - Load Immediate

Description:
Loads an 8 bit constant directly to register 16 to 31 .
Operation:
(i) $\quad \mathrm{Rd} \leftarrow K$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| LDI Rd,K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1110 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

$$
\begin{array}{lll}
\text { clr } & \text { r31 } & \text {; Clear Z high byte } \\
\text { ldi } & \text { r30, \$F0 } & \text {; Set Z low byte to \$F0 } \\
\text { lpm } & & \text { Load constant from program } \\
& & \text { memory pointed to by Z }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## LDS - Load Direct from SRAM

## Description:

Loads one byte from the SRAM to a Register. A 16-bit address must be supplied. Memory access is limited to the current SRAM Page of 64 K bytes. The LDS instruction uses the RAMPZ register to access memory above 64 K bytes.

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | $\mathrm{Rd} \leftarrow(\mathrm{k})$ |  |  |  |  |
|  | Syntax: |  | Operands: |  | Program Counter:$\mathrm{PC} \leftarrow \mathrm{PC}+2$ |
| (i) | LDS Rd,k |  | $0 \leq \mathrm{d}$ | , $0 \leq \mathrm{k} \leq 65535$ |  |
|  | 32 bit Opcode: |  |  |  |  |
|  | 1001 kkkk | 000 d kkkk | dddd <br> kkkk | $\begin{aligned} & 0000 \\ & \mathrm{kkkk} \end{aligned}$ |  |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Example:

```
lds r2,$FF00 ; Load r2 with the contents of SRAM location $FF00
add r2,r1 ; add r1 to r2
sts $FFOO,r2 ; Write back
```

Words: 2 (4 bytes)
Cycles: 3

## LPM - Load Program Memory

## Description:

Loads one byte pointed to by the Z register into register 0 (R0). This instruction features a $100 \%$ space effective constant initialization or constant data fetch. The program memory is organized in 16 bits words and the LSB of the Z ( 16 bits) pointer selects either low byte (0) or high byte (1). This instruction can address the first 64 K bytes ( 32 K words) of program memory.

|  | Operation:$\mathrm{R} 0 \leftarrow(\mathrm{Z})$ |  | Comment: |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  |  | Z points to program memory |  |  |
| (i) | Syntax: |  | Oper |  | Program Counter: |
|  | LPM |  | None |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
|  | 16 bit Opcode: |  |  |  |  |
|  | 1001 | 0101 | 110X | 1000 |  |

Status Register (SREG) and Boolean Formulae:


Example:

$$
\begin{array}{lll}
\text { clr } & \text { r31 } & ; \text { Clear Z high byte } \\
\text { ldi } & \text { r30,\$F0 } & ; \text { Set Z low byte } \\
\text { lpm } & & ; \text { Load constant from program } \\
& & ; \text { memory pointed to by Z (r31:r30) }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 3

## LSL - Logical Shift Left

## Description:

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C flag of the SREG. This operation effectively multiplies an unsigned value by two.

## Operation:

(i)


Syntax: Operands: Program Counter:
(i) LSL Rd
$0 \leq \mathrm{d} \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode: (see ADD Rd,Rd)

| 0000 | $11 d d$ | dddd | dddd |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{-}$ | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: Rd3

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}($ For N and C after the shift)
Set if ( N is set and C is clear) or ( N is clear and C is set); Cleared otherwise (for values of N and C after the shift).
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.

C: $\quad$ Rd7
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

$$
\begin{array}{lll}
\text { add } & \text { r0,r4 } & \text {; Add r4 to r0 } \\
\text { lsl } & \text { r0 } & \text {; Multiply r0 by } 2
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## LSR - Logical Shift Right

## Description:

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides an unsigned value by two. The C flag can be used to round the result.

## Operation:

0

(i) LSR Rd

Operands:
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$0 \leq \mathrm{d} \leq 31$

16 bit Opcode:

| 1001 | $010 d$ | dddd | 0110 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:



S: $\quad N \oplus V$, For signed tests.
V: $\quad \mathrm{N} \oplus \mathrm{C}($ For N and C after the shift)
Set if ( N is set and C is clear) or ( N is clear and C is set); Cleared otherwise (for values of N and C after the shift).
$\mathrm{N}: \quad 0$
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: Rd0
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

$$
\begin{array}{lll}
\text { add } & \text { r0,r4 } & \text {; Add r4 to r0 } \\
\text { lsr } & \text { to } & \text { Divide r0 by } 2
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## MOV - Copy Register

Description:
This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr .

> Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rr}$
Syntax: Operands: Program Counter:

MOV Rd,Rr

$$
0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31
$$

$$
\mathrm{PC} \leftarrow \mathrm{PC}+1
$$

16 bit Opcode:

| 0010 | $11 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

|  | $\begin{aligned} & \text { mov } \\ & \text { call } \end{aligned}$ | $\begin{aligned} & \mathrm{r} 16, r 0 \\ & \text { check } \end{aligned}$ | ; | Copy r0 to r16 Call subroutine |
| :---: | :---: | :---: | :---: | :---: |
| check: | cpi | r16,\$11 | ; | Compare r16 to \$11 |
|  | ret |  |  | Return from subroutine |

Words: 1 (2 bytes)
Cycles: 1

## MUL－Multiply

## Description：

This instruction performs 8－bit $\times 8$－bit $\rightarrow 16$－bit unsigned multiplication．


The multiplicand Rr and the multiplier Rd are two registers．The 16－bit product is placed in R1（high byte）and R0（low byte）．Note that if the multiplicand and the multiplier is selected from R0 or R1 the result will overwrite those after multiplication．

## Operation：

（i）$\quad \mathrm{R} 1, \mathrm{R} 0 \leftarrow \mathrm{Rr} \times \mathrm{Rd}$
Syntax：Operands：Program Counter：
（i）MUL Rd，Rr
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode：

| 1001 | $11 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register（SREG）and Boolean Formulae：

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | $\Leftrightarrow$ |

C：R15
Set if bit 15 of the result is set；cleared otherwise．
$R$（Result）equals R1，R0 after the operation．

## Example：

$$
\begin{array}{ll}
\text { mul } & r 6, r 5 \text {; Multiply r6 and r5 } \\
\text { mov } & \text { r6,r1 ; Copy result back in r6:r5 } \\
\text { mov } & \text { r5,r0 ; Copy result back in r6:r5 }
\end{array}
$$

Words： 1 （2 bytes）
Cycles： 2
Not available in base－line microcontrollers．

## NEG - Two's Complement

## Description:

Replaces the contents of register Rd with its two's complement; the value $\$ 80$ is left unchanged.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \$ 00-\mathrm{Rd}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| NEG Rd | $0 \leq \mathrm{d} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1001 | 010 d | dddd | 0001 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: $\quad$ R3•Rd3
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \mathrm{R} 7 \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. A two's complement overflow will occur if and only if the contents of the Register after operation (Result) is $\$ 80$.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$\mathrm{C}: \quad \mathrm{R} 7+\mathrm{R} 6+\mathrm{R} 5+\mathrm{R} 4+\mathrm{R} 3+\mathrm{R} 2+\mathrm{R} 1+\mathrm{R} 0$
Set if there is a borrow in the implied subtraction from zero; cleared otherwise. The C flag will be set in all cases except when the contents of Register after operation is $\$ 00$.
$R$ (Result) equals Rd after the operation.

## Example:

```
                sub r11,r0 ; Subtract r0 from r11
                brpl positive ; Branch if result positive
                neg r11 ; Take two's complement of r11
positive: nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1

NOP - No Operation

Description:
This instruction performs a single cycle No Operation.


Status Register (SREG) and Boolean Formulae:


Example:

```
clr r16 ; Clear r16
ser r17 ; Set r17
out $18,r16 ; Write zeros to Port B
nop ; Wait (do nothing)
out $18,r17 ; Write ones to Port B
```

Words: 1 (2 bytes)
Cycles: 1

## OR - Logical OR

Description:
Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow R d v \mathrm{Rr}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| OR Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0010 | $10 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

|  | or r15,r16 | ; Do bitwise or between registers |
| :--- | :--- | :--- |
| bst r15,6 | ; Store bit 6 of r15 in T flag |  |
| brts ok | ; Branch if T flag set |  |

Words: 1 (2 bytes)
Cycles: 1

## ORI - Logical OR with Immediate

## Description:

Performs the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

## Operation:

(i)
$\operatorname{Rd} \leftarrow \operatorname{Rd} v K$
Syntax: Operands: Program Counter:

ORI Rd,K
$16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 0110 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

$S: \quad N \oplus V$, For signed tests.

V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

```
Ori r16,$F0 ; Set high nibble of r16
```

Words: 1 (2 bytes)
Cycles: 1

## OUT - Store Register to I/O port

Description:
Stores data from register Rr in the register file to I/O space (Ports, Timers, Configuration registers etc.).
Operation:
(i) $\quad \mathrm{P} \leftarrow \mathrm{Rr}$

Syntax:
(i) OUT P,Rr

Operands:
$0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{P} \leq 63$

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1011 | $1 P P r$ | rrrr | PPPP |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

```
clr r16 ; Clear r16
ser r17 ; Set r17
out $18,r16 ; Write zeros to Port B
nop ; Wait (do nothing)
out $18,r17 ; Write ones to Port B
```

Words: 1 (2 bytes)
Cycles: 1

POP - Pop Register from Stack

Description:
This instruction loads register Rd with a byte from the STACK.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow$ STACK
(i)

| Syntax: | Operands: | Program Counter: | Stack |
| :--- | :--- | :--- | :--- |
| POP Rd | $0 \leq d \leq 31$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ |

16 bit Opcode:

| 1001 | 000 d | dddd | 1111 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:


Example:

|  | call routine | ; Call subroutine |  |
| :--- | :--- | :--- | :--- |
| routine: | push r14 | ; Save r14 on the stack |  |
|  | push r13 | ; Save r13 on the stack |  |
|  | $\cdots$ |  |  |
|  | pop r13 | ; Restore r13 |  |
|  | pop r14 | ; Restore r14 |  |
|  | ret |  | Return from subroutine |

Words: 1 (2 bytes)
Cycles: 2

## PUSH - Push Register on Stack

Description:
This instruction stores the contents of register Rr on the STACK.

## Operation:

(i) $\quad$ STACK $\leftarrow \operatorname{Rr}$
(i)

| Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- |
| PUSH Rr | $0 \leq r \leq 31$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | $\mathrm{SP} \leftarrow \mathrm{SP}-1$ |

16 bit Opcode:

| 1001 | $001 d$ | dddd | 1111 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | call routine | ; Call subroutine |  |
| :--- | :--- | :--- | :--- |
| routine: | push r14 | ; Save r14 on the stack |  |
|  | push r13 | ; Save r13 on the stack |  |
|  | pop r13 |  | Restore r13 |
|  | pop | r14 | i Restore r14 |
|  | ret |  | i Return from subroutine |

Words: 1 (2 bytes)
Cycles: 2

## RCALL - Relative Call to Subroutine

## Description:

Calls a subroutine within $\pm 2 \mathrm{~K}$ words ( 4 K bytes). The return address (the instruction after the RCALL) is stored onto the stack. (See also CALL).

## Operation:

(i) $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \quad$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~K}$ bytes program memory maximum.
(ii) $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \quad$ Devices with 22 bits $\mathrm{PC}, 8 \mathrm{M}$ bytes program memory maximum.
(i) RCALL k

Operands: Program Counter:
Stack
STACK $\leftarrow \mathrm{PC}+1$
SP $\leftarrow$ SP-2 ( 2 bytes, 16 bits)
(ii) RCALL k
$-2 \mathrm{~K} \leq \mathrm{k} \leq 2 \mathrm{~K} \quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{STACK} \leftarrow \mathrm{PC}+1$
SP $\leftarrow$ SP-3 (3 bytes, 22 bits)

## 16 bit Opcode:

| 1101 | $k k k k$ | $k k k k$ | kkkk |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | rcall routine | ; Call subroutine |
| :--- | :--- | :--- |
| routine: | push r14 | ; Save r14 on the stack |
|  | pop r14 |  |
|  | ret Restore r14 |  |
|  |  | ; Return from subroutine |

Words: 1 (2 bytes)
Cycles: 3

## RET - Return from Subroutine

Description:
Returns from subroutine. The return address is loaded from the STACK.

## Operation:

| (i) | $\mathrm{PC}(15-0) \leftarrow$ STACK $\quad$ D |  | Devices with 16 bits PC, 128K bytes program memory maximum. |  |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | PC(21-0) | $\leftarrow$ STACK De | with 22 bits PC, 8 M | program memory maximum. |
|  | Syntax: | Operands: | Program Counter: | Stack |
| (i) | RET | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+2,(2$ bytes, 16 bits pulled $)$ |
| (ii) | RET | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+3,(3$ bytes, 22 bits pulled) |

16 bit Opcode:

| 1001 | 0101 | $0 \times X 0$ | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

|  | call routine | ; Call subroutine |  |
| :--- | :--- | :--- | :--- |
| routine: | push r14 | ; Save r14 on the stack |  |
|  | pop r14 | ; Restore r14 |  |
|  | ret |  | ; Return from subroutine |

Words: 1 (2 bytes)
Cycles: 4

## RETI - Return from Interrupt

Description:
Returns from interrupt. The return address is loaded from the STACK and the global interrupt flag is set.

## Operation:

$\begin{aligned} \text { (i) } & \mathrm{PC}(15-0) \leftarrow \text { STACK } \\ \text { (ii) } & \mathrm{PC}(21-0) \leftarrow \text { STACK }\end{aligned} \quad \begin{aligned} & \text { Devices with } 16 \text { bits PC, } 128 \mathrm{~K} \text { bytes program memory maximum. } \\ & \text { Devices with } 22 \text { bits PC, } 8 \mathrm{M} \text { bytes program memory maximum. }\end{aligned}$

Syntax: Operands: Program Counter: Stack

| RETI | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+2$ (2 bytes, 16 bits) |
| :---: | :---: | :---: | :---: |
| RETI | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+3$ (3 bytes, 22 bits) |

16 bit Opcode:

| 1001 | 0101 | $0 \times X 1$ | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


I: $\quad 1$
The I flag is set.

## Example:

```
extint: push r0 ; Save r0 on the stack
    pop r0 ; Restore r0
    reti ; Return and enable interrupts
```

Words: 1 (2 bytes)
Cycles: 4

## RJMP - Relative Jump

Description:
Relative jump to an address within PC-2K and PC +2 K (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4 K words ( 8 K bytes) this instruction can address the entire memory from every address location.

## Operation:

(i) $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$

|  | Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- | :--- |
| (i) | RJMP k | $-2 \mathrm{~K} \leq \mathrm{k} \leq 2 \mathrm{~K}$ | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ |

16 bit Opcode:

| 1100 | kkkk | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


## Example:

error:
ok:

| cpi | r16, $\$ 42$ | ; Compare r16 to $\$ 42$ |
| :--- | :--- | :--- |
| brne error | ; Branch if r16 $<>\$ 42$ |  |
| rjmp ok | ; Unconditional branch |  |
| add | r16,r17 | ; Add r17 to r16 |
| inc | r16 | ; Increment r16 |
| nop |  | ; Destination for rjmp (do nothing) |

Words: 1 (2 bytes)
Cycles: 2

## ROL - Rotate Left trough Carry

## Description:

Shifts all bits in Rd one place to the left. The C flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C flag.
Operation:

(i) ROL Rd

Operands:
$0 \leq \mathrm{d} \leq 31$

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode: (see ADC Rd,Rd)
0001 11dd dddd

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: Rd3
$S: \quad N \oplus V$, For signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$ (For N and C after the shift)
Set if ( N is set and C is clear) or ( N is clear and C is set); Cleared otherwise (for values of N and C after the shift).
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 7$
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:



Words: 1 (2 bytes)
Cycles: 1

## Description:

Shifts all bits in Rd one place to the right. The C flag is shifted into bit 7 of Rd . Bit 0 is shifted into the C flag.

## Operation:


(i) $\quad \begin{aligned} & \text { Syntax: } \\ & \text { ROR Rd }\end{aligned}$

Operands:
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 1001 | $010 d$ | dddd | 0111 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}($ For N and C after the shift $)$
Set if ( N is set and C is clear) or ( N is clear and C is set); Cleared otherwise (for values of N and C after the shift).
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 0$
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

|  | ror r15 <br> brcc zeroenc | ; Rotate right <br> ; Branch if carry cleared |
| :--- | :--- | :--- |
| zeroenc: | nop |  |
| nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

SBC - Subtract with Carry

Description:
Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBC Rd,Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0000 | $10 r d$ | dddd | rrrr |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{Rr} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \mathrm{Rr} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
$\mathrm{C}: \quad \overline{\mathrm{Rd} 7} \cdot \mathrm{Rr} 7+\mathrm{Rr} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of the Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

```
sub ; Subtract r1.r0 from r3:r2
sub r2,r0 ; Subtract low byte
sbc r3,r1 ; Subtract with carry high byte
```

Words: 1 (2 bytes)
Cycles: 1

## SBCI - Subtract Immediate with Carry

Description:
Subtracts a constant from a register and subtracts with the C flag and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBCI Rd,K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0100 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formulae:


$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{~K} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \mathrm{~K} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
$\mathrm{C}: \quad \overline{\mathrm{Rd} 7} \cdot \mathrm{~K} 7+\mathrm{K} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

```
subi r16,$23 
```

Words: 1 (2 bytes)
Cycles: 1

SBI - Set Bit in I/O Register

Description:
Sets a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers - addresses 0-31.

> Operation:
(i) $\quad \mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$
(i)

$$
\begin{aligned}
& \text { Syntax: }
\end{aligned} \begin{aligned}
& \text { Operands: } \\
& \text { SBI P,b }
\end{aligned} \quad \begin{aligned}
& \text { Program Counter: } \\
& \text { 16 bit Opcode: }
\end{aligned}
$$

Status Register (SREG) and Boolean Formulae:


Example:

$$
\begin{array}{lll}
\text { out } & \$ 1 \mathrm{E}, \mathrm{r0} & \text {; Write EEPROM address } \\
\text { sbi } & \$ 1 \mathrm{C}, 0 & \text {; Set read bit in EECR } \\
\text { in } & \text { r1,\$1D } & \text {; Read EEPROM data }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 2

## SBIC - Skip if Bit in I/O Register is Cleared

## Description:

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O registers - addresses 0-31.

## Operation:

(i) If $\mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3$)$ else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
(i)

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBIC P,b | $0 \leq \mathrm{P} \leq 31,0 \leq \mathrm{b} \leq 7$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, If condition is false, no skip. |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+2$, If next instruction is one word. |
|  | $\mathrm{PC} \leftarrow \mathrm{PC}+3$, If next instruction is JMP or CALL |  |

16 bit Opcode:

| 1001 | 1001 | pppp | pbbb |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:

e2wait: sbic \$1C,1 ; Skip next inst. if EEWE cleared
rjmp e2wait ; EEPROM write not finished
nop ; Continue (do nothing)
Words: 1 (2 bytes)
Cycles: 2 if condition is false (no skip)
3 if condition is true (skip is executed)

SBIS - Skip if Bit in I/O Register is Set

## Description:

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O registers - addresses 0-31.

## Operation:

(i) If $\mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3$)$ else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
(i)

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBIS P,b | $0 \leq \mathrm{P} \leq 31,0 \leq \mathrm{b} \leq 7$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a JMP or a CALL |

16 bit Opcode:

| 1001 | 1011 | pppp | p.b.b.b |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


## Example:

```
waitset: sbis $10,0 ; Skip next inst. if bit 0 in Port D set
    rjmp waitset ; Bit not set
    nop ; Continue (do nothing)
```

Words: 1 (2 bytes)
Cycles: 2 if condition is false (no skip)
3 if condition is true (skip is executed)

## SBIW - Subtract Immediate from Word

## Description:

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

## Operation:

(i) $\quad \mathrm{Rdh}: \mathrm{Rdl} \leftarrow \mathrm{Rdh}: \mathrm{Rdl}-\mathrm{K}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBIW Rdl,K | $\mathrm{dl} \in\{24,26,28,30\}, 0 \leq \mathrm{K} \leq 63$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1001 | 0111 | KKdd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:



S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad \operatorname{Rdh} 7 \cdot \overline{\mathrm{R} 15}$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 15$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.

C: $\quad \mathrm{R} 15 \cdot \overline{\mathrm{Rdh} 7}$
Set if the absolute value of K is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rd10=R7-R0).

## Example:

$$
\begin{array}{lll}
\text { sbiw r24,1 } & \text {; Subtract } 1 \text { from r25:r24 } \\
\text { sbiw r28,63 } & \text {; Subtract } 63 \text { from the Y pointer (r29:r28) }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 2

## SBR - Set Bits in Register

## Description:

Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow R d \vee K$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBR Rd,K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0110 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

$S: \quad N \oplus V$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

$$
\begin{array}{lll}
\text { sbr r16,3 } & \text {; Set bits } 0 \text { and } 1 \text { in r16 } \\
\text { sbr } 17, \$ F 0 & ; \text { Set } 4 \mathrm{MSB} \text { in r17 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## SBRC - Skip if Bit in Register is Cleared

## Description:

This instruction tests a single bit in a register and skips the next instruction if the bit is cleared.

## Operation:

(i) If $\operatorname{Rr}(\mathrm{b})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
(i)

| Syntax: <br> SBRC Rr,b | Operands:$0 \leq r \leq 31,0 \leq b \leq$ |  |  | Program Counter: <br> $\mathrm{PC} \leftarrow \mathrm{PC}+1$, If condition is false, no skip. <br> $\mathrm{PC} \leftarrow \mathrm{PC}+2$, If next instruction is one word. <br> $\mathrm{PC} \leftarrow \mathrm{PC}+3$, If next instruction is JMP or CALL |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| 16 bit Opcode: |  |  |  |  |
| 1111 | $110 r$ | rrrr | Xb.b.b |  |

Status Register (SREG) and Boolean Formulae:


Example:

```
sub r0,r1 ; Subtract rl from r0
    sbrc r0,7 ; Skip if bit 7 in r0 cleared
    sub r0,r1 ; Only executed if bit }7\mathrm{ in r0 not cleared
    nop ; Continue (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed)

SBRS - Skip if Bit in Register is Set

## Description:

This instruction tests a single bit in a register and skips the next instruction if the bit is set.

## Operation:

(i) If $\operatorname{Rr}(\mathrm{b})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
(i)

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SBRS Rr,b | $0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{b} \leq 7$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction |
|  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a JMP or a CALL |

16 bit Opcode:

| 1111 | $111 r$ | rrrr | Xbbb |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

```
sub r0,r1 ; Subtract rl from r0
sbrs r0,7 ; Skip if bit 7 in r0 set
neg r0 ; Only executed if bit 7 in r0 not set
nop ; Continue (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed)

## SEC - Set Carry Flag

Description:
Sets the Carry flag (C) in SREG (status register).
Operation:
(i) $\mathrm{C} \leftarrow 1$
yntax

16 bit Opcode:

| 1001 | 0100 | 0000 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


C:
: 1
Carry flag set
Example:

$$
\begin{array}{ll}
\sec & r 0, r 1 \\
\text { adc } & ; \quad \text { Set carry flag } \\
\text { r } 0=r 0+r 1+1
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

SEH - Set Half Carry Flag

Description:
Sets the Half Carry (H) in SREG (status register).

## Operation:

(i) $\quad \mathrm{H} \leftarrow 1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | None | PC $\leftarrow \mathrm{PC}+1$ |
|  | 16 bit Opcode: |  |
| 1001 | 0100 | 0101 |

Status Register (SREG) and Boolean Formulae:


H: $\quad 1$
Half Carry flag set
Example:
seh ; Set Half Carry flag

Words: 1 (2 bytes)
Cycles: 1

## SEI - Set Global Interrupt Flag

Description:
Sets the Global Interrupt flag (I) in SREG (status register).
Operation:
(i) $\quad \mathrm{I} \leftarrow 1$
(i)

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SEI | None | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 1001 | 0100 | 0111 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


I:
1
Global Interrupt flag set
Example:

$$
\begin{array}{ll}
\text { cli } & \text {; Disable interrupts } \\
\text { in } & \text { r13,\$16 } \\
\text { sei } & \text {; Read Port B } \\
\text {; Enable interrupts }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

SEN - Set Negative Flag

Description:
Sets the Negative flag (N) in SREG (status register).
Operation:
(i) $\quad \mathrm{N} \leftarrow 1$

Syntax

16 bit Opcode:

| 1001 | 0100 | 0010 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

$\mathrm{N}: \quad 1$
Negative flag set
Example:

```
add r2,r19 ; Add r19 to r2
sen ; Set negative flag
```

Words: 1 (2 bytes)
Cycles: 1

## SER - Set all bits in Register

Description:
Loads \$FF directly to register Rd.

| Operation: |  |  |
| :--- | :--- | :--- |
| (i) | Rd $\leftarrow \$ F F$ |  |
|  | Syntax: | Operands: |
| SER Rd | $16 \leq \mathrm{d} \leq 31$ | Program Counter: |
| 16 bit Opcode: | PC $\leftarrow \mathrm{PC}+1$ |  |

Status Register (SREG) and Boolean Formulae:


Example:

| clr | r16 | ; Clear r16 |
| :--- | :--- | :--- |
| ser | r17 | ; Set r17 |
| out | $\$ 18, r 16$ | ; Write zeros to Port B |
| nop |  | ; Delay (do nothing) |
| out | $\$ 18, r 17$ | ; Write ones to Port B |

Words: 1 (2 bytes)
Cycles: 1

SES - Set Signed Flag

Description:
Sets the Signed flag (S) in SREG (status register).
Operation:
(i) $\quad \mathrm{S} \leftarrow 1$
yntax
(i)

| Syntax: | Operands: <br> None |  |
| :--- | :--- | :--- |
| SES | Program Counter: <br> 16 bit Opcode: | \begin{tabular}{ll}
\hline
\end{tabular} |
| 1001 0100 0100 |  |  |

Status Register (SREG) and Boolean Formulae:


S: $\quad 1$
Signed flag set
Example:

```
add r2,r19 ; Add r19 to r2
ses ; Set negative flag
```

Words: 1 (2 bytes)
Cycles: 1

## SET - Set T Flag

Description:
Sets the T flag in SREG (status register).
Operation:
(i) $\quad \mathrm{T} \leftarrow 1$
$\begin{array}{lll}\text { Syntax: } & \text { Operands: } & \text { Program Counter: } \\ \text { (i) } & \text { None } & \text { PC } \leftarrow \mathrm{PC}+1\end{array}$
Status Register (SREG) and Boolean Formulae:


Example:

$$
\text { set ; Set } T \text { flag }
$$

Words: 1 (2 bytes)
Cycles: 1

SEV - Set Overflow Flag

Description:
Sets the Overflow flag (V) in SREG (status register).
Operation:
(i) $\quad \mathrm{V} \leftarrow 1$
(i)

| Syntax: | Operands: <br> SEV |  |
| :--- | :--- | :--- |
| None | Program Counter: |  |
| 16 bit Opcode: |  | PC $\leftarrow \mathrm{PC}+1$ |

Status Register (SREG) and Boolean Formulae:


Example:

```
add r2,r19 ; Add r19 to r2
sev ; Set overflow flag
```

Words: 1 (2 bytes)
Cycles: 1

## SEZ - Set Zero Flag

Description:
Sets the Zero flag (Z) in SREG (status register).

> Operation:
(i) $\quad \mathrm{Z} \leftarrow 1$
(i) SEZ

Operands:
None

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 1001 | 0100 | 0001 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:

$\mathrm{Z}: \quad 1$
Zero flag set
Example:

```
add r2,r19 ; Add r19 to r2
sez ; Set zero flag
```

Words: 1 (2 bytes)
Cycles: 1

SLEEP

Description:
This instruction sets the circuit in sleep mode defined by the MCU control register. When an interrupt wakes up the MCU from a sleep state, the instruction following the SLEEP instruction will be executed before the interrupt handler is executed.

## Operation:

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SLEEP | None | PC $\leftarrow \mathrm{PC}+1$ |

## 16 bit Opcode:

| 1001 | 0101 | 100 X | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formulae:


Example:

$$
\begin{array}{ll}
\text { mov r0,r11 } & \text {; Copy r11 to r0 } \\
\text { sleep } & \text {; Put MCU in sleep mode }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## ST - Store Indirect From Register to SRAM using Index X

## Description:

Stores one byte indirect from Register to SRAM. The SRAM location is pointed to by the X ( 16 bits) pointer register in the register file. Memory access is limited to the current SRAM Page of 64 K bytes. To access another SRAM page the RAMPX register in the I/O area has to be changed.

The $X$ pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for stack pointer usage of the $X$ pointer register.

## Using the $X$ pointer:

Operation:
(i) $\quad(\mathrm{X}) \leftarrow \mathrm{Rr}$
(ii) $\quad(\mathrm{X}) \leftarrow \mathrm{Rr} \quad \mathrm{X} \leftarrow \mathrm{X}+1$
(iii) $\quad \mathrm{X} \leftarrow \mathrm{X}-1 \quad(\mathrm{X}) \leftarrow \operatorname{Rr}$

Syntax:
(i) $\quad \mathrm{ST} X, \mathrm{Rr}$
(ii) $\mathrm{STX}+, \mathrm{Rr}$
(iii) $\mathrm{ST}-\mathrm{X}, \mathrm{Rr}$

## Comment:

X: Unchanged
X: Post incremented
X: Pre decremented

## Operands:

Program Counter:
$0 \leq r \leq 31$
$0 \leq r \leq 31$
$0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode :
(i)
(ii)
(iii)

| 1001 | $001 r$ | rrrr | 1100 |
| :---: | :---: | :---: | :---: |
| 1001 | $001 r$ | rrrr | 1101 |
| 1001 | $001 r$ | rrrr | 1110 |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

Example:

```
clr r27 ; Clear X high byte
ldi r26,$20 ; Set X low byte to $20
st X+,r0 ; Store r0 in SRAM loc. $20(X post inc)
st X,r1 ; Store r1 in SRAM loc. $21
ldi r26,$23 ; Set X low byte to $23
st r2,X ; Store r2 in SRAM loc. $23
st r3,-X ; Store r3 in SRAM loc. $22(X pre dec)
```

Words: 1 (2 bytes)
Cycles: 2

ST (STD) - Store Indirect From Register to SRAM using Index Y

## Description:

Stores one byte indirect with or without displacement from Register to SRAM. The SRAM location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current SRAM Page of 64K bytes. To access another SRAM page the RAMPY register in the I/O area has to be changed.

The Y pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are especially suited for stack pointer usage of the Y pointer register.

## Using the $Y$ pointer:

## Operation:

(i) $\quad(\mathrm{Y}) \leftarrow \mathrm{Rr}$
(ii) $\quad(\mathrm{Y}) \leftarrow \mathrm{Rr} \quad \mathrm{Y} \leftarrow \mathrm{Y}+1$
(iii) $\quad \mathrm{Y} \leftarrow \mathrm{Y}-1 \quad(\mathrm{Y}) \leftarrow \mathrm{Rr}$
(iiii) $\quad(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$
Syntax: Operands:
(i) $\mathrm{ST} \mathrm{Y}, \mathrm{Rr}$
(ii) $\mathrm{ST} \mathrm{Y}+, \mathrm{Rr}$
(iii) $\mathrm{ST}-\mathrm{Y}, \mathrm{Rr}$
(iiii) $\operatorname{STD} \mathrm{Y}+\mathrm{q}, \mathrm{Rr}$

## Comment:

Y: Unchanged
Y: Post incremented
Y: Pre decremented
Y: Unchanged, q: Displacement
$0 \leq r \leq 31$
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode :
(i)
(ii)
(iii)
(iiii)

| 1000 | $001 r$ | rrrr | 1000 |
| :---: | :---: | :---: | :---: |
| 1001 | $001 r$ | rrrr | 1001 |
| 1001 | $001 r$ | rrrr | 1010 |
| $10 q 0$ | qq1r | rrrr | $1 q q q$ |

Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | $\mathbf{C}$ |

Example:

$$
\begin{aligned}
& \text { Clr r29 ; Clear Y high byte } \\
& \text { ldi r28,\$20 ; Set Y low byte to \$20 } \\
& \text { st } Y+\text {,r0 ; Store r0 in SRAM loc. \$20 (Y post inc) } \\
& \text { st Y,r1 ; Store r1 in SRAM loc. \$21 } \\
& \text { ldi r28,\$23 ; Set Y low byte to \$23 } \\
& \text { st Y,r2 ; Store r2 in SRAM loc. \$23 } \\
& \text { st -Y,r3 ; Store r3 in SRAM loc. } \$ 22 \text { (Y pre dec) } \\
& \text { std } Y+2, r 4 \text {; Store } r 4 \text { in SRAM loc. } \$ 24
\end{aligned}
$$

Words: 1 (2 bytes)
Cycles: 2

## ST (STD) - Store Indirect From Register to SRAM using Index Z

## Description:

Stores one byte indirect with or without displacement from Register to SRAM. The SRAM location is pointed to by the $Z$ ( 16 bits) pointer register in the register file. Memory access is limited to the current SRAM Page of 64 K bytes. To access another SRAM page the RAMPZ register in the I/O area has to be changed.

The $Z$ pointer register can either be left unchanged after the operation, or it can be incremented or decremented. These features are very suited for stack pointer usage of the Z pointer register, but because the Z pointer register can be used for indirect subroutine calls, indirect jumps and table lookup it is often more convenient to use the X or Y pointer as a dedicated stack pointer.

Using the $\mathbf{Z}$ pointer:

|  | Operation: |  |
| :--- | :--- | :--- |
| (i) | $(\mathrm{Z}) \leftarrow \operatorname{Rr}$ |  |
| (ii) | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | $\mathrm{Z} \leftarrow \mathrm{Z}+1$ |
| (iii) | $\mathrm{Z} \leftarrow \mathrm{Z}-1$ | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ |
| (iiii) | $(\mathrm{Z}+\mathrm{q}) \leftarrow \mathrm{Rr}$ |  |

## Comment:

Z: Unchanged
Z: Post incremented
Z: Pre decremented
Z: Unchanged, q: Displacement

## Syntax:

(i) $\quad \mathrm{ST} \mathrm{Z}, \mathrm{Rr}$
(ii) $\mathrm{ST} \mathrm{Z}+, \mathrm{Rr}$

Operands:
Program Counter:
$0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
(iii) $\mathrm{ST}-\mathrm{Z}, \mathrm{Rr}$
$0 \leq \mathrm{r} \leq 31 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$
$0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{q} \leq 63$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode :
(i)
(ii)
(iii)
(iiii)

| 1000 | $001 r$ | rrrr | 0000 |
| :---: | :---: | :---: | :---: |
| 1001 | $001 r$ | rrrr | 0001 |
| 1001 | $001 r$ | rrrr | 0010 |
| $10 q 0$ | qq1r | rrrr | $0 q q q$ |

## Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:

```
clr r31 ; Clear Z high byte
ldi r30,$20 ; Set Z low byte to $20
st Z+,r0 ; Store r0 in SRAM loc. $20(Z post inc)
st Z,r1 ; Store r1 in SRAM loc. $21
ldi r30,$23 ; Set Z low byte to $23
st Z,r2 ; Store r2 in SRAM loc. $23
st -Z,r3 ; Store r3 in SRAM loc. $22(Z pre dec)
std Z+2,r4 ; Store r4 in SRAM loc. $24
```

Words: 1 (2 bytes)
Cycles: 2

## STS - Store Direct to SRAM

## Description:

Stores one byte from a Register to the SRAM. A 16-bit address must be supplied. Memory access is limited to the current SRAM Page of 64 K bytes. The SDS instruction uses the RAMPZ register to access memory above 64 K bytes.


Status Register (SREG) and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{N}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{Z}$ | $\mathbf{Z}$ | $\mathbf{C}$ |  |  |  |  |  |
| - | - | - | - | - | - | - | - |

## Example:

```
lds r2,$FF00 ; Load r2 with the contents of SRAM location $FF00
add r2,r1 ; add r1 to r2
sts $FFO0,r2 ; Write back
```

Words: 2 (4 bytes)
Cycles: 3

## SUB - Subtract without Carry

Description:
Subtracts two registers and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$
(i) $\quad \mathrm{SUB} \mathrm{Rd}, \mathrm{Rr}$

Operands:
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16 bit Opcode:

| 0001 | $10 r d$ | dddd | rrrr |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formulae:

| $\mathbf{I}$ | $\mathbf{T}$ | $\mathbf{H}$ | $\mathbf{S}$ | $\mathbf{V}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{Rr} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \operatorname{Rr} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.

C: $\quad \overline{\operatorname{Rd} 7} \cdot \operatorname{Rr} 7+\operatorname{Rr} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

```
        sub r13,r12 ; Subtract r12 from r13
        brne noteq ; Branch if r12<>r13
noteq: nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1

## SUBI - Subtract Immediate

## Description:

Subtracts a register and a constant and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the X, Y and Z pointers.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SUBI Rd,K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0101 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formulae:


$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{~K} 7} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \cdot \mathrm{~K} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$\mathrm{C}: \quad \overline{\mathrm{Rd} 7} \cdot \mathrm{~K} 7+\mathrm{K} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of K is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) equals Rd after the operation.
Example:

|  | subi r22,\$11  <br> brne noteq | $;$ Subtract $\$ 11$ from r22 |
| :--- | :--- | :--- |
| noteq: Branch if r22<>\$11 |  |  |$\quad$|  | nop |
| :--- | :--- |

Words: 1 (2 bytes)
Cycles: 1

## SWAP - Swap Nibbles

Description:
Swaps high and low nibbles in a register.
Operation:
(i) $\quad \mathrm{R}(7-4) \leftarrow \operatorname{Rd}(3-0), \mathrm{R}(3-0) \leftarrow \operatorname{Rd}(7-4)$
(i)

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SWAP Rd | $0 \leq \mathrm{d} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

Status Register and Boolean Formulae:

$R$ (Result) equals Rd after the operation.
Example:

| inc | r1 | ; Increment r1 |
| :--- | :--- | :--- | :--- |
| swap | r1 | ; Swap high and low nibble of r1 |
| inc | r1 | ; Increment high nibble of r1 |
| swap | r1 | ; Swap back |

Words: 1 (2 bytes)
Cycles: 1

## TST - Test for Zero or Minus

Description:
Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| TST Rd | $0 \leq \mathrm{d} \leq 31$ | PC $\leftarrow \mathrm{PC}+1$ |

16 bit Opcode:

| 0010 | 00 dd | dddd | dddd |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formulae:



S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd.
Example:

|  | tst ro | ; Test r0 |
| :--- | :--- | :--- |
| breq zero | ; Branch if r0=0 |  |
| zero: | nop |  |
|  |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## WDR - Watchdog Reset

Description:
This instruction resets the Watchdog Timer. This instruction must be executed within a limited time given by the WD prescaler. See the Watchdog Timer hardware specification.

Operation:
(i) WD timer restart.

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | WDR | None |

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16 bit Opcode:

| 1001 | 0101 | 101 X | 1000 |
| :--- | :--- | :--- | :--- |

Status Register and Boolean Formulae:


Example:
wdr ; Reset watchdog timer

Words: 1 (2 bytes)
Cycles: 1


[^0]:    * Interchange Rd and Rr in the operation before the test. i.e. $\mathrm{CP} \mathrm{Rd}, \mathrm{Rr} \rightarrow \mathrm{CP} \mathrm{Rr}, \mathrm{Rd}$

